Abstract -This paper proposes a simple current compensation method to improve the control performance of B4 inverters. Four-switch inverters so called B4 inverters employ only four switches. They have a split dc-link and one phase of three-phase motors is connected to the center-tap of split dclink capacitors in B4 inverters. The voltage ripples in the center tap of the dc-link generate unbalanced three-phase voltages causing current ripples. To solve this problem, this paper presents a simple compensation method that adjusts switching times considering dc-link voltage ripples. The validity of the proposed method is verified by simulations and experiments carried out with a 1 HP induction machine.
Introduction
In order to save energy and improve the control performance, variable speed drive systems using inverters are adopting widely. In spite of the benefits from employing inverter systems, due to the cost increased by inverters, much research is carried out to find out ways of getting high quality product with lower cost. For one of cost-effective driving schemes, an inverter topology, so called B4 inverter, using four switches instead of six switches for controlling 3 phase motors has been introduced [1] .
PWM schemes for generating balanced three-phase voltage with the component minimized inverter scheme has been investigated in [2, 3] . B4 inverters have serially connected dc-link capacitors, and the center point of dclink is connected to one phase of three phase motors or loads. Among switching operation, there exists switching modes in which only one part(upper or lower part) of dclink capacitors is involving in power delivery, which causes voltage difference between the upper capacitor and that in the lower part of dc-link capacitors. This voltage difference results in the discrepancy between the generated voltage vector and reference voltage in magnitude and angle, and generates current ripples due to the unbalanced three phase voltage. In order to solve this problem, many researches for generating balanced three phases with the consideration of voltage distortion have been presented [4] [5] [6] [7] [8] .
In [4] , to take into account voltage imbalances, measured dc-link capacitors voltages was used in the equations for calculating switching times. In [6] , a space vector PWM method for B4 has been proposed, but the procedure for generating PWM pattern for that is complicate. In [7] , the current flowing through the center point of dc-link capacitors was involved for determining the switching time to reduce current ripples. In [8] , the cause and effect of dclink imbalance have been investigated in detail.
B4 inverters are researched as a low cost driving scheme for induction motors as well as brushless DC motors [9] [10] [11] . Also they are considered as a provision for the emergency operation against inverter failure [12] . In addition, beyond motor drive applications, the adaption of B4 topology for the area of renewable energy and power quality compensators has been proposed [13, 14] . B4 inverters are widely studying and their application area is expending recently. Therefore, research for the B4 topology is highly required, especially the reduction of current ripples due to its split dc-link capacitor.
This paper expends the research done in [5] by the same author. In [5] , a current ripple reduction method achievable by a low grade microcontroller has been presented. Meanwhile, in [5] the current ripple reduction method was applied to a wye(Y)-connection motor and demonstrated by simulation studies. The magnitude of phase voltages generated by B4 inverters is smaller than that by conventional inverters, and delta(Δ)-connection has a higher phase voltage compared with Y-connection. Hence, it is worth to apply and analyze the ripple reduction method applied in Δ-connected motors as well. Therefore this paper presents a current ripple compensation method for motors having Y or Δ-connection. The validity of the proposed method is experimentally verified with an induction motor.
B4 inverters

Configuration and operational principle
Conventional 2-level inverters, so called B6 inverters, have six switches, and each pole of the inverter is connected to each terminal of the motor. On the other hand, the so called B4 inverter shown in Fig. 1 has four switches and one of the motor phases is connected to the central point of dc-link capacitors.
With conceptually applied the reverse phase voltage in the motor phase connected to the middle point of dc-link, B4 inverters generate three-phase voltages as shown in Fig.  2 . As a result, the generated two inverter pole voltages has components of balanced three-phase voltages and zero sequence voltages, thus enable to control three phase motors [1] . Fig. 2 shows voltage phasor diagrams for (a) Y and (b) Δ-connected motors with the condition that the motor phase C is connected to the middle point of dc-link capacitors. Through this paper, it is assumed that the phase C of the motor is connected to the dc-link for the analysis as well as simulations and experiments. Where V a and V b are the pole voltages. V as , V bs , and V cs are motor phase voltages. The reference pole voltage for Δ-connection can be obtained as (2) . Comparing to Y-connection, Δ-connection has a 30 degree difference, and 3 times bigger phase voltages.
( ) In each connection, generated phase voltages according to (1) and (2) Tables 1 and 2 . Where, 0 or 1 represents the switch in the lower side or the upper side of the leg is turned-on, respectively. Table 1 Table 2. B4 inverters have no zero voltage and all 4 voltage vectors are effective vectors. These four switching states are noted as four modes according to switching status. In mode 1(0,0) of Tables 1 and 2 , it can be known that only the bottom capacitor is involved in the power transfer to motors, and in mode 4(1,1) only the top capacitor transfers power to the motor. Depending on the mode, the capacitor transferring power to the motor is changed, so that the power flow in and out of this neutral point of dc-link causes voltage difference between the upper and lower capacitors. Table 2 . Phase voltages in ∆-connection
Voltage distortion in B4 inverters
With alignment of the real axis to u 1 (0,0) vector, the real and imaginary voltage components for the Y and ∆-connected motors can be obtained as Table 3 . From Table 3 , it can be known that each voltage component of ∆-connection is 3 times bigger than that for Y-connection, and it has 30
O angle difference as shown in Fig. 3 . Fig. 3 shows effective vectors from B4 inverters for Y and ∆-connected motors, and it is assumed that V 1 = V 2 , which is an ideal case and under this situation four vectors of B4 inverters are perpendicular each other. Im. Re. Im. 
Proposed current ripple reduction scheme
The voltage distortion in B4 inverters due to the discrepancy between V 1 and V 2 can be known from Fig. 4 . In the left side of Fig. 4(a) illustrates four effective voltage vectors when V 1 =V 2 , and that under the condition V 2 >V 1 is shown at the right side. The voltage vectors that are orthogonal each other when V 2 =V 1 are tilled to the right if V 2 >V 1 .
As shown in Table 3 , u 1 becomes bigger than u 3 if V 2 >V 1 . Fig. 4(b) .
As noted previously, real and imaginary components for Y and ∆-connection shown in Table 3 has the same form with different scale. Even severity of the voltage distortion depends on |V 1 -V 2 |, the tendency that slanted to the right when V 2 >V 1 or toward to the left if V 1 >V 2 is identical regardless of connection types. Therefore, the current ripple reduction method can be applied to both connection types (Y and ∆) in the same way.
The proposed current ripple reduction method can be explained as follows. From Fig. 4(b) , it can be known that in order to reduce voltage error, switching time for making the voltage vector tilted to the right should be shortened and that for the left direction should be lengthen. In case of V 1 > V 2 , the duration time for u 1 should be decreased and that for u 3 should be increased. Fig. 5 shows the switching times and corresponding voltage vectors, which are located in region I or II, by the center aligned PWM method. Where, t x denotes the duration time for u x such as t 1 time for u 1 vector and t 3 for u 3 , and T s is the sampling time. Region I is the first and second quadrants, and equivalent to the condition of T a >T b . One the other hand, region II is the third and fourth quadrants, and the voltage vector in that region has the switching time of T b >T a . As shown in (1) and (2), only T a and T b are involved, so that the vector duration time such as t 1 and t 3 are required to be calculated by using already determined values of T s , T a , and T b for implementation. In region I, from Fig. 5(a) it can be known that t 1 =T s -T a , and t 3 =T b , Where, in region II t 1 =T s -T b , and t 3 =T a . 
In order to reduce the voltage error due to V 2 >V 1 , as previously mentioned, t 3 for u 3 should be increased, and t 1 for u 1 should be decreased. Fig. 5(a) shows that making t 1 longer and t 3 shorten is equivalent to increasing both T a and T b . By contrast, in case of V 1 >V 2 , it is necessary to decrease both T a and T b , which is the same as making t 1 larger and t 3 smaller.
The rule for changing switching times in region I can be applied in region II with an identical manner. When V 2 >V 1 , it is required to increase t 1 and reduce t 3 , which is the same as increment of T a and T b . Hence, regardless of regions, for current ripple compensation, in case of V 2 >V 1 , T a and T b should be increased, and required to be shorten when V 1 >V 2 .
In the implementation, the switching time obtained by (1) or (2) is modified with the form of t+Δt corresponding to the voltage difference in dc-link capacitors. Where, the region is simply determined by comparing the magnitude of T a and T b , i.e. when T a >T b , region is I, and if T b >T a the voltage vector is located in region II. The compensation time (Δt) consists of V 2 -V 1 , t 1 , t 3 , and k. Where, k is the compensation constant. It has nominal value of 1/2 to reflect the impact of the voltage difference equally to the switching time making the generated voltage vector to the right and that to the left. In some noisy environments, this k value can be adjusted to smaller than 1/2 to reduce the effect caused by the detection error in voltage measurement. The voltage distortion is proportional to the voltage difference in dc-link (V 2 -V 1 ), and to compensate the distortion duration times of u 1 and u 3 are utilized. Therefore, compensation time in region I is expressed as (3) . Similarly, the amount of compensation in region II can be obtained as (4) . Fig. 6 illustrates the flow chart of the proposed compensation scheme.
3. Verifications
Simulation results
Figs. 7(a), (b) show simulation waveforms carried out by a Y-connected 1-HP induction motor without and with the proposed current ripple reduction method, respectively. In Fig. 7 , from top to bottom, C and A-phase voltages and phase currents of C and B-phase are illustrated. Comparing with Figs. 7(a) and 7(b), it is obvious that the proposed method makes phase currents more sinusoidal and reduces the magnitude difference between phase currents. THD of i cs and i bs with 15.31% and 11.23% before compensation has been reduced to 5.91% and 5.09% after the compensation. Figs. 8(a), (b) show simulation results obtained from ∆-connected induction motor. The waveforms in Fig. 8 are V 1 &V 2 , V bs , V as , i cs , and i bs . The amount of current ripple in Fig. 8(a) without compensation is reduced remarkably by the proposed method as shown in Fig. 8(b) . Besides the current ripple reduction, the ripple reduction in the voltages of dc-link capacitors (V 1 and V 2 ) is observed.
The peak value of the waveforms showing phase voltage in Fig. 8 has the voltage magnitude listed in Table 2 
Experimental results
In order to verify the validity of the proposed system, experiments using an induction motor were performed with the same condition of simulations. The proposed algorithm was implemented by TM320F28335 digital signal processor with 8 kHz sampling time, and voltage measurements of upper and lower dc-link capacitors. Each capacitor in dclink has the capacitance of 100µF for Y-connected and 940µF for ∆-connected motors. As shown in Table 2 for ∆-connection, the magnitude of voltage transition between modes is larger than that for Y-connection. In addition, when remaining voltage to frequency ratio (V/F ratio) for the induction motor constant, the line current for the ∆-connection is 3 times larger than that for Y-connection, it results in higher capacitance needed in ∆-connection comparing to Y-connection. Fig. 9 shows the experimental waveforms for a Yconnected motor. Same as Fig. 7 , the current shapes become more sinusoidal, and the magnitude deference between each phase current is reduced by the proposed method. In Fig. 10 , the current ripple reduction scheme start working at t=t 1 . Fig 10 shows that the unbalanced currents as i cs and i bs having 85% and 125% of the nominal values becomes balanced three phase currents after applying the proposed method. Experimental results for ∆-connected motors without the ripple compensation are shown in Fig. 11 . In Fig. 11(a) , the measured dc-link voltages and phase currents of B & C phases are illustrated, and measured V bs , V as , and phase currents are shown in Fig.  11(b) . It should be noted that the division for V bs is 200V whereas V as is 350V.
It can be seen that the phase voltages of experimental results are the same as Fig. 8 obtained from simulations model. Fig. 12 shows the experimental results carried out with the proposed method. Comparing Fig. 11 , it can be known that the proposed method reduces current ripples significantly. The experimental results illustrate the validity of the proposed method for Y and ∆-connection with ripple reduction of phase currents by a simple modification of switching time.
Conclusion
In this paper, the simple current ripple compensation method employing simple calculation and decision process for B4 inverter has been proposed. The voltage distortion phenomenon caused by the voltage difference between the dc-link capacitors was analyzed. In order to do simulation for Y as well as ∆-connected motors analytic models based on differential equations were developed. The compensation method based on modification of switching time was applied to both connection types. 
